FLEX chip

• EPF10K50RC240

  • SRAM based CMOS device
  • Programmed with Max+plusII on PC
  • AHDL (Altera hardware language)
  • Download logic via VME bus or JTAG link
  • Synchronized to 20 MHz clock

前のｽﾗｲﾄﾞ

次のｽﾗｲﾄﾞ

最初のｽﾗｲﾄﾞに戻る

ｸﾞﾗﾌｨｯｸｽの表示